Vishwanth’s Homepage | Blog

18. 06.

In Fall 2008, I have done a project in my VLSI Course. The task was to design a 4 bit ripple carry adder using Synopsys CosmosSE and CosmosLE tools.

This post contains,

• The project description,
• Results submission file,
• Tutorial developed for this project.
• Results Excel File

---

Tags: Dr.Hamid Mahmoodi, Engr 848, Masters, sfsu, VLSI

This entry was posted on Friday, June 18th, 2010 at 2:03 AM and is filed under Uncategorized. You can follow any responses to this entry through the RSS 2.0 feed. You can leave a response, or trackback from your own site.